Skip to content

Pull requests: llvm/circt

New pull request New
185 Open 6,889 Closed
185 Open 6,889 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[ImportVerilog] Add support for static class members ImportVerilog
#9517 opened Jan 26, 2026 by Scheremo Loading…
7
[py] Enable using default context in StructType.get Python Python bindings
#9512 opened Jan 26, 2026 by jpienaar Loading…
2
[Synth] Add SOP balancing pass for delay optimization
#9511 opened Jan 26, 2026 by uenoku Loading…
3
[Arc] Add -jit-vcd-file option to arcilator
#9510 opened Jan 25, 2026 by fzi-hielscher • Draft
[Arc] Add trace instrumentation to arcilator pipeline
#9505 opened Jan 24, 2026 by fzi-hielscher • Draft
[Arc] Implement VCD trace encoder for ArcRuntime
#9504 opened Jan 24, 2026 by fzi-hielscher • Draft
[Arc] Add trace encoding infrastructure to ArcRuntime
#9503 opened Jan 24, 2026 by fzi-hielscher • Draft
[Firtool] Move infer domains after expand whens
#9494 opened Jan 22, 2026 by rwy7 • Draft
1
5
[FIRRTL] AnnotateInputOnlyModules: Skip modules with enabled layers
#9485 opened Jan 21, 2026 by uenoku Loading…
Fix bit-select sensitivity lists leaking LLHD ops (Fixes #9469)
#9481 opened Jan 20, 2026 by 5iri Loading…
9
[FIRRTL][OM] Add, use UnknownValueOp FIRRTL Involving the `firrtl` dialect OM Object Model
#9474 opened Jan 20, 2026 by seldridge Loading…
7
[FIRRTL] Add DomainKind attribute to WireOp for domain-typed Wires
#9453 opened Jan 14, 2026 by MrRoy09 Loading…
[InnerSymbolTable] Expose a method to add an InnerSymTarget.
#9446 opened Jan 13, 2026 by mikeurbach Loading…
5
[FIRRTL] Drop Source/Sink Annotation Support
#9429 opened Jan 8, 2026 by seldridge • Draft
1
[LLVM] try/integrate llvm/llvm-project#171775
#9402 opened Jan 3, 2026 by makslevental • Draft
2
[LTL] Make ltl.delay clocking explicit (add %clock and <edge> operands)
#9392 opened Dec 29, 2025 by Clo91eaf • Draft
5
Avoid crash on memref.global without dense initializer
#9391 opened Dec 28, 2025 by RCoeurjoly Loading…
1
1
[FSM] Lower FSM to SMT dialect FSM the FSM dialect SMT
#9379 opened Dec 22, 2025 by luisacicolini • Draft
21
[ESI] Add type ser/de capability
#9353 opened Dec 17, 2025 by mortbopet Loading…
13
[Firtool] Add FlattenModules pass with command-line options
#9285 opened Dec 2, 2025 by prithayan Loading…
2
[HW] Add HWVectorization pass
#9222 opened Nov 10, 2025 by mafeguimaraes Loading…
33
[HW] Add HWConstProp pass for inter-module constant propagation
#9207 opened Nov 7, 2025 by prithayan Loading…
13
[RTG] Add folders for most set operations RTG Involving the `rtg` dialect
#9190 opened Nov 5, 2025 by maerhart Loading…
1
[FIRRTL] Add alternative constraint-based InferWidths pass
#9173 opened Nov 3, 2025 by wky17 Loading…
1
29
[ESI] Add missing ensureValid calls
#9137 opened Oct 24, 2025 by mortbopet Loading…
ProTip! Updated in the last three days: updated:>2026-01-23.